

***Amendments to the Claims***

The listing of claims will replace all prior versions, and listings of claims in the application.

1-42. (Canceled)

43. (Currently Amended) A programmable CPU multiplier responsive to instructions dedicated to polynomial operations, comprising:

an array unit responsive to instructions dedicated to polynomial operations, the array unit having:

a first array that is used to perform arithmetic multiplication, the first array having a first result output and a second result output; and

a second array that is used to perform binary polynomial multiplication, the second array having a third result output; and

a carry propagation adder having a first input, a second input, and an output, wherein

the first input of the carry propagation adder is selectively coupled to the first result output of the first array,

the second input of the carry propagation adder is selectively coupled to the second result output of the first array and the third result output of the second array, and

the output of the carry propagation adder is stored in a register to provide an output of the polynomial operations.

44. (Previously Presented) The programmable CPU multiplier of claim 43, further comprising:

a first multiplexer coupled to the first result output of the first array;

a first register coupled between an output of the first multiplexer and the first input of the carry propagation adder;

a second multiplexer coupled to the second result output of the first array;  
and

a second register coupled between an output of the second multiplexer  
and the second input of the carry propagation adder.

45. (Previously Presented) The programmable CPU multiplier of claim 44,  
wherein the third result output of the second array is coupled to an input of the second  
multiplexer.

46. (Previously Presented) The programmable CPU multiplier of claim 44,  
wherein an output of the first register is coupled to an input of the first array and an input  
of the second array.

47. (Previously Presented) The programmable CPU multiplier of claim 44,  
wherein an output of the second register is coupled to an input of the first array.

48. (Previously Presented) The programmable CPU multiplier of claim 43,  
wherein the first array includes a plurality of carry-save adders arranged in a tree  
structure.

49. (Previously Presented) The programmable CPU multiplier of claim 43,  
wherein the first array is a Wallace tree multiplier array.

50. (Previously Presented) The programmable CPU multiplier of claim 43,  
wherein the first array is a 32-bit by 16-bit array.

51. (Previously Presented) The programmable CPU multiplier of claim 43,  
wherein the second array is a 32-bit by 16-bit array.

52. (Previously Presented) The programmable CPU multiplier of claim 43,  
wherein the processor performs 32-bit by 32-bit multiplications.

53. (Previously Presented) The programmable CPU multiplier of claim 43, wherein the processor multiplies a first operand and a second operand to form a resultant value, the first operand being provided to a first input of the first array and the second operand being provided to a second input of the first array, and wherein the resultant value is available at an output of the carry propagation adder.

54. (Previously Presented) The programmable CPU multiplier of claim 43, wherein the processor multiplies a first polynomial value and a second polynomial value to form a resultant value, the first polynomial value being provided to a first input of the second array and the second polynomial value being provided to a second input of the second array, and wherein the resultant value is available at an output of the carry propagation adder.

55. (Currently Amended) A tangible computer-readable storage medium comprising a programmable CPU multiplier responsive to instructions dedicated to polynomial operations embodied in software, the programmable CPU multiplier comprising:

an array unit responsive to instructions dedicated to polynomial operations, the array unit having:

a first array that is used to perform arithmetic multiplication, the first array having a first result output and a second result output; and

a second array that is used to perform binary polynomial multiplication, the second array having a third result output; and

a carry propagation adder having a first input, a second input, and an output, wherein

the first input of the carry propagation adder is selectively coupled to the first result output of the first array,

the second input of the carry propagation adder is selectively coupled to the second result output of the first array and the third result output of the second array, and

the output of the carry propagation adder is stored in a register to provide an output of the polynomial operations.

56. (Previously Presented) The tangible computer-readable storage medium of claim 55, wherein the programmable CPU multiplier embodied in software further comprises:

- a first multiplexer coupled to the first result output of the first array;
- a first register coupled between an output of the first multiplexer and the first input of the carry propagation adder;
- a second multiplexer coupled to the second result output of the first array;
- and
- a second register coupled between an output of the second multiplexer and the second input of the carry propagation adder.

57. (Previously Presented) The tangible computer-readable storage medium of claim 56, wherein the third result output of the second array is coupled to an input of the second multiplexer.

58. (Previously Presented) The tangible computer-readable storage medium of claim 57, wherein an output of the first register is coupled to an input of the first array and an input of the second array.

59. (Previously Presented) The tangible computer-readable storage medium of claim 57, wherein an output of the second register is coupled to an input of the first array.

60. (Previously Presented) The tangible computer-readable storage medium of claim 55, wherein the first array includes a plurality of carry-save adders arranged in a tree structure.

Reply to Office Action of July 3, 2008

61. (Previously Presented) The tangible computer-readable storage medium of claim 55, wherein the first array is a Wallace tree multiplier array.

62. (Previously Presented) The tangible computer-readable storage medium of claim 55, wherein the first array is a 32-bit by 16-bit array.

63. (Previously Presented) The tangible computer-readable storage medium of claim 55, wherein the second array is a 32-bit by 16-bit array.

64. (Currently Amended) The tangible computer-readable storage medium of claim 55, wherein the programmable CPU multiplier performs 32-bit by 32-bit multiplications.

65. (Previously Presented) The tangible computer-readable storage medium of claim 55, wherein the programmable CPU multiplier multiplies a first operand and a second operand to form a resultant value, the first operand being provided to a first input of the first array and the second operand being provided to a second input of the first array, and wherein the resultant value is available at an output of the carry propagation adder.

66. (Previously Presented) The tangible computer-readable storage medium of claim 55, wherein the programmable CPU multiplier multiplies a first polynomial value and a second polynomial value to form a resultant value, the first polynomial value being provided to a first input of the second array and the second polynomial value being provided to a second input of the second array, and wherein the resultant value is available at an output of the carry propagation adder.

67. (Previously Presented) The tangible computer-readable storage medium of claim 55, wherein the programmable CPU multiplier is embodied in hardware description language software.

68. (Previously Presented) The tangible computer-readable storage medium of claim 55, wherein the programmable CPU multiplier is embodied in one of Verilog hardware description language software and VHDL hardware description language software.

69. (Currently Amended) A system, comprising:

a processor for performing multiplication, the processor including:

~~that includes~~ an execution unit responsive to a first set of instructions, and

a multiply-divide unit, responsive to a second set of instructions dedicated to polynomial ~~operations~~ operations, the multiply-divide unit comprising:

an array unit in the processor for performing multiplication  
having:

a first array that is used to perform arithmetic multiplication, the first array having a first result output and a second result output, and

a second array that is used to perform binary polynomial multiplication, the second array having a third result output, and

a carry propagation adder having a first input, a second input, and an output, wherein

the first input of the carry propagation adder is selectively coupled to the first result output of the first array,

the second input of the carry propagation adder is selectively coupled to the second result output of the first array and the third result output of the second array, and

the output of the carry propagation adder is stored in a register to provide an output of the polynomial operations; and

a memory coupled to the processor to store the first and second set of instructions.

70. (Previously Presented) The system of claim 69, wherein the multiply-divide unit further comprises:

a first multiplexer coupled to the first result output of the first array;

a first register coupled between an output of the first multiplexer and the first input of the carry propagation adder;

a second multiplexer coupled to the second result output of the first array;

and

a second register coupled between an output of the second multiplexer and the second input of the carry propagation adder.

71. (Previously Presented) The system of claim 70, wherein the third result output of the second array is coupled to an input of the second multiplexer.

72. (Previously Presented) The system of claim 71, wherein an output of the first register is coupled to an input of the first array and an input of the second array.

73. (Previously Presented) The system of claim 71, wherein an output of the second register is coupled to an input of the first array.

74. (Previously Presented) The system of claim 69, wherein the first array includes a plurality of carry-save adders arranged in a tree structure.

75. (Previously Presented) The system of claim 69, wherein the first array is a Wallace tree multiplier array.

76. (Previously Presented) The system of claim 69, wherein the first array is a 32-bit by 16-bit array.

77. (Previously Presented) The system of claim 69, wherein the second array is a 32-bit by 16-bit array.

78. (Previously Presented) The system of claim 69, wherein the multiply-divide unit performs 32-bit by 32-bit multiplications.

79. (Previously Presented) The system of claim 69, wherein the multiply-divide unit multiplies a first operand and a second operand to form a resultant value, the first operand being provided to a first input of the first array and the second operand being provided to a second input of the first array, and wherein the resultant value is available at an output of the carry propagation adder.

80. (Previously Presented) The system of claim 69, wherein the multiply-divide unit multiplies a first polynomial value and a second polynomial value to form a resultant value, the first polynomial value being provided to a first input of the second array and the second polynomial value being provided to a second input of the second array, and wherein the resultant value is available at an output of the carry propagation adder.

81. (Previously Presented) The system of claim 69, wherein operation of the multiply-divide unit is decoupled from operation of the execution unit.